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[57] ABSTRACT
Disclosed is a bit synchronizer for a split phase PCM
transmission including three loop circuits which re-
spectively receive incoming phase coded PCM signals.
In the first loop, called a Q-loop, a generated, phase
coded, PCM signal is multiplied with the incoming sig-
nals, and the frequency and phase of the generated
signal are nulled to that of the incoming subcarrter sig-
nal. In the second loop, called a B-loop, a circuit mul-
tiplies a generated signal with incoming signals to null
the phase of the generated signal in a bit phase locked
relationship to the incoming signal. In a third loop,
called the I-loop, a phase coded PCM signal is multi-
plied with the incoming signals for decoding the bit
information from the PCM signal. A counter means is
used for timing of the generated signals and timing of
sample intervals for each bit period so that the charac-
teristics of the loops during the sample intervals are
used as control signals during a phase locked condi-
tion as well as for reaching a phase locked condition.
10 Claims, 6 Drawing Figures
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PULSE CODE MODULATED SIGNAL decommutated from the serial bit stream of the syn-
SYNCHRONIZER chronizer.
SUMMARY OF THE INVENTION
ORIGIN OF THE INVENTION
 5 The presem inyention fe embodied in a synchronizer
The invention described herein was made by an em- for demodulation of split phase pulse code modulated
ployee of the United States Government and may be signals. In this data processing system, incoming data
manufactured and used by or for the Government of word signals comprised of pulse code modulated bits
the United States of America for governmental pur- are demodulated and synchronized by a synchronizer
poses without the payment of any royalties thereon or 10 having a frequency stabilizing loop circuit, a phase sta-
therefor. bilizing loop circuit, and a decoding loop circuit. In-
coming word signals having split phase bit coding in a
BACKGROUND OF THE INVENTION modulating carrier are applied to each of the loop cir-
This invention relates to pulse code synchronizers cuits- The frequency stabilizing loop circuit or Q-loop
and, more particularly, to pulse code synchronizers for 1S includes a frequency generating means which supplies
timing split phase bits for decoding. Pulse signals to a logic circuit which, in turn, provides
Transmission of data involves the choice of a medium Pulse code modulated signals with a 90° subcarrier
or the actual data link and the choice of a format or the Phase shift to a multiplier where the PCM signals are
code for the transmitted intelligence. The medium for multiplied with the incoming signals. The multiplica-
data transmission depends to a large extent on the 20 tion product is integrated and sampled periodically at
physical location of the two devices. Where the devices regular bit time intervals. The multiplication of these
are relatively close to one another, electrical or me- s'8nals produces an error signal which adjusts fre-
chanical means are used. Long distance transmissions 1uency generating means to the frequency of the in-
are usually accomplished by "radio" which includes all coming subcarrier signal. When die frequency of the
forms of transmission that make use of the principles of 25 frequency generating means is established to that of the
electromagnetic radiation such as television, micro- subcarner, there are a number of null points where the
wave, and radar. In a radio transmission there are typi- error si8nal to the fluency generating means is stabi-
cally two components - the carrier wave and the intelli- lized and where the incoming signals and the signals of
gence (or data) signal which is incorporated into the ,n the frequency generating means are the same. Between
carrier wave. The combining of the carrier wave and the nu" Polnts' {™ *Wals at the ^me frequency, there
the data information for transmission is called modula- 1S *n CVTOr "f8? wh,'Cfh 'ncr,?ases m re'fVe Strengtlh as
tion and, at the receiving station, the data information the gyrated s.gnal for a b,t approaches an ,n-phase
, ,. . . , ... condition relative to an incoming bit.is separated from the carrier wave by a process called „. , , , s .
. . . . The output of the frequency generating means is sup-demodulation. 35 r ^ .- . ..
_, . . . ,. . •" plied to a shift register counter which provides a timingThere are many ways or techniques of combining £ . . .. , . . . . ?
, . , .
 J
 .
 J
 . 1_. . e function relative to the bit period so as to sample eachdata ,nform.t.on and earner waves The present mven-
 Qf ^  , circuks Qnce J^ bjt jod ^ {he
tion concerns itself with the demodulation of a pulse-
 sam tjm .f ^ incomi bk fa not •„ phase
B
wjth
tram earner with a pulse code and, more particularly,
 & ^  function uced ^ drcuits
F
an adjust.
a split phase pulse code modulation. Modulation of a 40
 ment ig ided. As desCribed above, if the frequency
pulse carrier and pulse code ,s sometimes abbreviated
 jg off the f is adjusted analog-wise and there-
as PCM. The pulse code is typically in a digital format
 aftef the same , jdes em)r g. , adjustment
where a series of binary d.g.ts (0 or 1) or bits comprise
 which has er sensitivit of contro, when the bit
a "word" or data report and a number of words form
 riods are jn an in.phase condition; i.e., when the incom-
a "frame" which is a cycle of data compilation. In aero- 45
 jng sjgna, Wt time and ^ bjt synchronizer bit time co.
space telemetry, the data information or intelligence is jncide
oftentimes applied to modulate a "subcarrier" which is
 In the bit phase stabiiizing !oop circuit> a continuous
an intermediate frequency carrier applied as a rriodu-
 signa| from the frequency generating means is multi-
lating wave to the principal carrier. plied by the incoming signals and provides error signals
As an example of PCM transmission, a subcarrier fre- 50
 for each bk period whenever bit ^g phase of the in.
quency can be 8192 Hz. A suitable format is a single coming bit signals become misaligned with respect to
frame (a cycle of data compilation) at a rate of 1 Hz
 tne bit phase of the generated bit signals. The error sig-
where each frame carries 32 words (a data report).
 na|s are used to adjust the timing of the output signals
Each word can have a reporting capacity of 8 bits (a to the other loops by adjusting the counter position and
digital value). Thus, with this example, there is a bit 55 output of the counter. Therefore, the bit synchronizer
rate of 256 bits per second. In this format, the first and phase correction occurs in steps of one sub-carrier
second words of a frame contain a 16-bit frame syn- cycle and is always in a direction of either toward a true
chronizing code while the remaining words carry data lock point or a false lock point.
information. For demodulation, the synchronizer must In the decoding loop circuit sometimes called an in-
receive the input signals and synchronize a timing sig- phase detecting loop circuit or I-loop, a pulse code
nal with the input signals to minimize the chance of ob- modulated signal from a logic circuit is multiplied with
taining erroneous information due to noise or intersym- the incoming signals. The integrated product is sam-
bol interference. The synchronizer output can be a se- pled at the end of the bit period and output signals in-
rial code with timing signals which are supplied to a
 6J dicative of 0 and 1 digits are produced. A sign correc-
decommutator. The decommutator searches for the tion output is provided for each of the other loops so
frame synchronizing pattern and, after acquiring word that for a given word, a correction of frequency or
and frame synchronization, parallel data bits can be phase is consistent.
3,800,227
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BRIEF DESCRIPTION OF THE DRAW.NGS °» ,'
FIG. 1 is a schematic overview of a system embody- t6—t3 changes value. For example, the 1 value between
ing the present invention; times r2—14 changes to a 0 value, and the 0 value be-
FIG. 2 is a representation of various signal waveforms 5 tween times tg—tg changes to a 1 value. At the receiving
which are illustrated for explanation purposes; station, if the bit signals are shifted during the detection
FIG. 3 is a schematic illustration of a circuitry ar- process, erroneous bit values are produced. As will be
rangement embodying the present invention; appreciated for radio transmission, "noise" is also in-
FIG. 4 is a representation of various signal waveforms troduced in the reception signal so that erroneous de-
for the circuitry of FIG. 3; 10 tection can result. If the waveform coding is as shown
FIG. 5 is a plot of Q-loop output phase error signals in FIG. 2(b) then the bit synchronizer would have a
as a function of subcarrier cycle error between the in- false lock-up point as indicated by number 60 in FIG.
coming PCM signal bit time and the bit synchronizer 5 and this will be more fully explained later,
bit time; and In FIG. 2(c), a split phase signal coding is illustrated
FIG. 6 is a plot of B-loop output phase error signals 15 with the subcarrier pulses in a format which typically
as a function of subcarrier cycle error between the in- may be a four-bit word at one frame per second. As
coming signal bit time and the bit synchronizer bit time. shown in FIG. 2(c), between the times ta and /2 a single
bit representative of the digit 1 is illustrated, and the
I^C-T-AII c™ r.cc^r>ioT-i/-vKi ^r T.ir iKiwcxiTisMti d'8't ! is defined by the occurrence of a phase shift atDETAILED DESCRIPTION OF THE INVENTION
 20 the t|me ,_ which giyes ^ ^ a pu|se segmem havmg
Referring to FIG. 1, a station for receiving a radio a pulse width a which is twice the width of a regular
transmission is schematically illustrated. At the station pulse segment. The pulse segment a also represents a
is an antenna 10 which picks up or detects radio trans- lower value of pulse amplitude. Between the times /4
mission of an electrical signal comprising a Pulse Code and te, a single bit representative of the digit 0 is de-
Modulated wave train (hereinafter sometimes abbrevi- 25 fined by the occurrence of a phase shift at the time f5
ated and referred to as PCM). The electrical signals are which gives rise to a pulse segment having a pulse width
supplied to a receiver 11 for amplification and detec- b which is twice the width of a regular pulse segment,
tion of the incoming signals. A filter 12 further proc- The pulse segment b also represents a higher value of
esses the signals to eliminate undesired signals of other pulse amplitude. In FIG. 2(c), the digit 1 is defined by
frequencies and noise components. In connection with 30 the time intervals ta—t2 and t2—14 and the digit 0 is de-
the present invention, the PCM signal consists of char- fined by the time intervals t4— ts and t6—tg. When two
acteristic signal where a number of digital bits (a binary of the 1 digits occur in sequence such as the times /0~'2
digit 0 or 1) comprise a word and a number of words and t2—t4 as shown in FIG. 2(c), the portion of the pulse
form a frame and each frame carries coded information train at time <2 between the times t, and t3 defines a
or data for a single measurement scan or cycle. 35 pulse segment b' which has the same characteristic as
Relative to the pulse coding, each frame carries vari- the mid-point pulse segment b of an 0 pulse occurring
ous data in a fixed relationship, and the first two words at time »5. Similarly, when two of the 0 digits occur in
are typically used to synchronize the frame, that is, sequence, such as the times t4—te and /6—18 as shown in
align the pulse input relative to a time base for cor- FIG. 2(c), a pulse segment a' occurs at the time te and
rectly interpreting the 0 and 1 bits of each word and 40 has the same characteristic as the midpoint segment a
frame. The proper decoding of a split-phase PCM sig- of 1 pulse occurring at time t,.
nal requires that the group of signals constituting words If the pulse train shifts by one-half the time of bit pe-
are properly synchronized. Thus, from the filter 12 an riod P, as shown in FIG. 2(d), the signal component be-
incoming signal is supplied to a bit synchronizer 13 tween the times r2—f4 has the characteristics of a 0 digit,
which provides an output signal synchronized to the and the signal component between the times ie—*„ has
two sync words of a frame. A decommutator 14 re- the characteristics of a 1 digit. These deceptive appear-
ceives a properly synced data frame and if any data ap- ances occur whenever two successively alike digits
pears erroneous it is because the data word is wrong occur in the pulse train; however successive 1 's or suc-
and not because of erroneous detection of the input sig- cessive O's show proper ramp-type integration. Where
nal. the integration is not proper is during the interval f«—/„
To illustrate how important synchronization is for of FIG. 2(d) where the integrated output waveshape
this type of decoding, an illustration is provided in FIG. looks like a V or inverted V, and results in excessive
2. As shown in FIG. 2(a), the waveforms between times error detection. Point t4—ts, FIG. 2(d), is where thesuc-
f0~'2 and t2—14 illustrate successive digits of value 1 and cessive 1 's change to O's or successive O's change to 1 *s.
the waveforms between times t4—ts and f6~'s illustrate
successive digits of value 0. These waveforms are for With the PCM signal as above described, synchroni-
split phase coding, i.e., a 1 value for a bit period "P" zation of the words is necessary for proper decoding of
has an initial half-bit period P/2 in which the signal is the signal. Thus, a bit sync circuit 13 (FIG. 1) receives
positive relative to last half-bit period. A 0 value has
 6Q the sync words of a frame and locks the frame in thejust the reverse where the initial half-bit period of the sync circuit. The decom circuit then receives the bits
signal is negative relative to the last half-bit period. If in proper order and provides the proper word output if
the waveform coding is properly synced then the bit the data of the bits is correct. In any event, error due
synchronizer would have a true lock-up point as indi- to incoming signal bit time and bit synchronizer being
cated by number 57 in FIG. 5. This will be more fully
 6J off or shifted is eliminated,
explained later. A considerable concern for this type of system is that
In FIG. 2(h), the waveform as illustrated in FIG. 2(a) the input synchronizing word is properly synchronized
is shifted to the right by one-half of the bit time period. or locked in proper phase relationship so that the re-
3,800,227
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suiting output is correctly interpreted. When synchro- sive to an M output from the flip-flop 23 of the I loop.
nization of the input word is obtained, it is desirable to The M output applied to the multipliers 33 and 43 is a
"lock" the reception to prevent drift and "jitter" — function of a 0 or I detection and changes the polarity
i.e., the decom need not be required to reset the bit of the error signal from the sample and hold circuits 32
synchronizer and thus lose input data. By the principle 5 and 42 as a function of the bit value so that the correc-
of this disclosure illustrated in FIG. 5 with nulling or tion of frequency or phase is in the same direction for
locking the system at point 57 the decom is not re- either value of the incoming digits.
quired to reset the bit synchronizer such that the bit in the Q loop, the multiplier 33 is output to a filter
synchronizer bit time coincides with the incoming sig- 34 which, in turn, provides a filtered error control sig-
nal bit time. Thus, the bit synchronization is automatic. 10
 nal to a crystal operated, voltage controlled oscillator
35. The oscillator 35 provides an output signal at the
Referring now to FIG. 3, there is disclosed a bit syn- subcarrier frequency to a shift register counter 36.
chronizing system for PCM signals using split phase bit
 In the B ioop the multiplier 43 is output to a long-
coding. The system shown in FIG. 3 includes an auto-
 term integrator and a fast dump circuit 44. A compara-
matic gain control amplifying circuit 19 which receives 1 5
 tor or threshold detector circuit 45 detects shifts in the
an input signal such as a 256 bit-per-second, biphase
 phase of signals as represented by the error output sig-
split PCM signal on a coherent 8 192 Hz phase shift key
 na, frorn the integrate circuit 44 and operates a phase(PSK) subcarrier. The signal from the AGC circuit 19 ,ogic drcuit 46 which adds or subtracts one subcarrier
is applied to each of three analog multiplying circuits
 cycie per bit period or each B ,oop detecting period if
20, 30, and 40. Circuit 20 is sometimes hereinafter 20
 the integrator 44 output to the comparator 45 exceeds
called the I mult.pher as it performs a multiplication of
 t va)ues After the , ic circuit 46 receives a com.
an in-phase generated signal (sometimes hereafter
 parator signa| fm a change the ,ogic drcuit 46 jssues
called an I signal) with the input or incoming signals.
 a feset )se to the inte tor 44 to d the inte
Circu.t 30 ,s sometimes hereinafter called the Q mult,-
 tQr Durj an adjustmentj the threshold value of com-jpiler as ,t performs a mu tiplication of a quadrature s,g- 25 ^
 4S ^ ^ ^ ^ ^
nal (a signal shifted 90° with respect to the m-phase
 shj Qf the sj , tQ multi ,ier 40 is correct with
generated signal) with the input signals. Circuit 40 ,s
 fesject tQ ^ f from ^ counter
sometimes hereinafter called the B multiplier as it per- . .. .. .. . ..
 lr , .. ..
, . . . . . . , . . . • • / • loop continually adjusts itself; however t h e adjustmentforms a multiplication of a baseband signal (a continu- : . .. . . , ... .
r . .. . .. . , . . . . -,n period would be long when the bit synchronizer is atous frequency signal) relative to the input signals. As M r „ . . _.„ . . . „ „ _. _, ..
•ii L. • f u u • I null shown in FIG. 5 at point 57. The B loop adjustment
will hereinafter be more apparent, .there is a loop con- ... . . ,, .. ... . „ •
. ,
 c .. . , , .... t. r u i • i- i« wl" occur quicker off this null since the B loop errortrol function involved with each of the multipliers 20, . . . . . . .., ,. • .. , J L .10 H 40 from the multiplier 43 and circuit 44 would be larger
Thenoutp'ut of the multiplier 20 is supplied to an inte- Ca"sin8 ^threshold to be reached more <tuick|y-
grate and dump circuit 21. The multiplier 30 is con- 35 C,ou"ter 36 1S used to outPut generated s'gnals to the
nected to an integrate and dump circuit 31, and the multiplier 40, to a Q logic circuit 37 and to an I logic
multiplier 40 is connected to an integrate and dump Clrcult 26 for the generation of proper signals to the
circuit 41. Each of the integrate and dump circuits 21, various multipliers 20, 30, and 40. The counter 36 also
31, and 41 provides for noise rejection in the bandpass. Provides a sampling pulse S, to the integrator 21, and,
The integrate circuits 21, 31, and 41 are each con- 40 at one bit Pe"od later, a sampling pulse S2 to the sam-
trolled by a timing signal (sometimes hereafter called Ple Clrcult 32 and the samPle circuit 42' Sampling pulse
a "dump" signal) ^2 thus equals sampling pulse S, minus one bit period.
In the I loop, the multiplication of locked bit signals The sampling pulse is generated just prior to the end of
provides an output where the potential of the output is a blt period. The dump pulse D, and D2 are provided
indicative of whether the incoming signal is a 0 or 1 bit. 45 to the integrators 21, 31, and 41 at the end of each bit
A sample period occurs once during each bit period. period following the S, and S2 pulses. Thus the system
Thus, at the time of a sample signal to the integrator 21, provides for sampling for a discrete period of time and
the voltage level or potential acquired in integrate cir- adjustment of the timing of a generated signal to an in-
cuit 21 is supplied to a comparator or threshold level coming signal to synchronize the signals for proper de-
detector 22 which detects whether the bit is a 1 or 0 50 coding.
and provides an output signal to a flip-flop 23. The nip- I" more detail, the voltage control oscillator 35 gen-
Hop 23 stores the decision (a 0 or 1 bit detected) and erates a square shaped pulse signal at a frequency
this storage, timewise, is just prior to the beginning of which is a function of the amplitude level of a control
a bit period. A second nip-flop 24 and flip-flop 23 input voltage from filter 34. The voltage controlled os-
along with an exclusive OR gate convert the NRZ-S cillator (VCO) 35, in turn, supplies a square shaped
code to a NRZ-L code for use by a decommutator. pulse output to the shift register counter 36 which
In the Q and B loops are sample and hold circuits 32 counts the input pulses from VCO 35. After a predeter-
and 42 which hold an analog value of the integrate and mined number of pulses from the VCO 35, counter 36
dump circuits 31 and 41 during the bit period P produces a sample signal S, to actuate the I loop and,
succeeding the bit period detected in the I loop. To do subsequently, produces a dump or reset signal D, to
this, the timing of the sampling period is delayed by one clear the integrator 21. At one bit period later, a sam-
bit period in a manner to be explained more fully here- pie signal S2 is supplied to sample circuits 32 and 42
after. It is during the succeeding bit period that the and the subsequent dump signal D2 (one bit period
sample and hold circuits 32 and 42 in the O and B loops
 65 later than dump pulse D,) is supplied to the integrators
acquire the outputs of the integrators 31 and 41. The 21 and 41. Clearing the integrators re-establishes initial
outputs of sample circuits 32 and 42 respectively is sup- conditions for each of the bits and bit periods. Passing
plied to analog multipliers 33 and 43 which are respon- through the counter 36 are pulses from the VCO 35
3,800,227
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which are applied to the I logic circuit 26, the Q logic multiplied with a generated Q signal having a 0 pulse
circuit 37 and the B circuit multiplier 40. characteristic and a carrier phase shift of 90° with re-
Referring now to FIG. 4, certain waveforms are illus- spect to the reference or in-phase I signal (which has
trated which are intended to simplify the explanation of a 1 pulse characteristic). With the incoming signal and
the system. In FIGS. 4(a) and 4(d), digital bit values of 5 the Q signal at the same frequency, and 32 pulses in a
1 and 0 are illustrated as electrical voltages. The digital bit, there is a center null point where the multiplication
bit value of 1 in FIG. 4(a) has a bit time period P and of the incoming signal with a 0 pulse signal in the mul-
the initial half period P/2 is a positive voltage relative tiplier 30 will produce a zero or null output. If the cy-
to the voltage of the final half-period. The digital bit cles of the frequency of the incoming signal lag or lead
value of 0 in FIG. 4(d) has a similar bit time period P 10 with respect to the Q signal at each point of cycle regis-
but the initial half-period P/2 is a negative voltage rela- try, the output of the multiplier 30 is null. Thus, for the
live to the voltage of the final half-period. In FIG. 4(b) example discussed in this application, the incoming sig-
a bit value of 1 modulated with a subcarrier frequency nal can be nulled with the Q signal for 16 cycles of rela-
is illustrated, and in FIG. 4(e) a bit value of 0 modu- live lead or lag between the incoming and Q signals. It
lated with a subcarrier frequency is illustrated. 15 should be noted that the Q signal sensitivity is the great-
Turning now to the I logic circuit 26, it consists of a est at point 57 of FIG. 5.
number of gates arranged to receive outputs from Referring to FIG. 5, a plot of relative outputs of inte-
counter 36 and produce a train of output pulses which grator 31 is illustrated where the X or horizontal axis
are characteristic of a 1 pulse for a bit in a split phase is a zero or null output and the Y or vertical axis illus-
form. This pulse train, as illustrated in FIG. 4(c), con- 20 trates relative magnitude values for the integrator out-
sists of sixteen consecutive pulses with similar widths, put. As illustrated, between a center null point 57 and
and at the mid-point of the bit period a phase change a null point 58 to the right, a maximum negative error
produces a pulse 50 having a width twice that of the amplitude occurs, and between the center null point 57
other pulses of the train. The pulse 40 is followed by 16 and a null point 59 to the left, a maximum positive
consecutive pulses. The I signal of FIG. 4(c) is pro- 25 error amplitude occurs. As the cycle error increases,
duced by the I logic circuit 26 in a conventional man- the amplitude of the integrator output decreases with
ner. a minimum magnitude at point 60. The B loop takes the
The output of the I logic circuit 36 is supplied to the Q loop out of all nulls on FIG. 5 except points 57 and
analog multiplier circuit 20 where the I signal is multi- 60. Because the sensitivity of the Q loop is too low at
plied algebraically with the incoming signal (which can 30 point 60, the B and Q loops makes the bits synchronizer
be a 0 or 1). From a consideration of FIGS. 4(b) and operate only at point 57.
4(c), multiplication of a 1 signal by a 1 or I signal gives With reference to FIG. 4(/i), a Q signal is illustrated,
a positive signal output for the entire bit period p in As previously described, the Q signal has a 0 character-
that a (+) times a (+) gives a positive value and a (—) istic but is shifted by 90° relative to the phase of an I
times a (—) gives a positive value. From a consider- 35 signal. Multiplication of the O signal with a 1 signal and
ation of FIGS. 4(e) and 4(c), multiplication of a 0 sig- integration results in a waveform as illustrated in FIG.
nal by a 1 or I signal gives a negative or lower value sig- 4(i) whenever the 1 and Q signal are properly synced,
nal output for the entire period in that the (+) times a Multiplication of the O signal with a 0 signal and inte-
(—) gives a negative value. gration results in a waveform as illustrated in FIG. 4(j)
The output from the multiplier 20 is supplied to the 40 whenever the 0 and O signals are properly synced. The
integrate and dump circuit 21 which integrates the sig- sample circuit 32 during the sample and dump period
nal. As shown in FIG. 4(/) when a 1 and the I signals provides an output signal to the multiplier 33 which is
are multiplied the voltage level rises from a low level at corrected for either a 0 or 1 so that the direction of the
51 to a higher level at 52. As shown in FIG. 4(g) when correction is the same for either a 0 or a 1. The VCO
a 0 and the I signal are multiplied the voltage level 35 is driven as a function of the deviation of the signals
drops from a higher level at 53 to a lower level at 54. from the established sync values.
Thus, between the sample and dump times (lines S and Refering again to FIG. 3, the counter 36 also gener-
D of FIG. 4) the comparator 22 can sense the inte- ates a continuous pulse train B as shown in FIG. 4(k).
grated value and provide a responsive output signal to The pulse train of FIG. 4(k) is multiplied with the in-
the flip-flop 23. Flip-flop 23 provides an output to flip- coming signal and the multiplied product, when inte-
flop 24 and also to an exclusive OR circuit 25. Circuit grated by the integrator circuit 41, provides positive
25 also is input from flip-flop 24. This arrangement output signals to the mid-points of the 1 signals and
provides an output from the OR circuit 24 which is a thereafter the sign of the output signal goes negative as
1 or a 0 signal whenever the multiplied I and 1 signals shown in FIG. 4(1). Thus, the integrator circuit 41 re-
are properly synced as in FIGS. 4(b) and 4(c) and sponds to the multiplied incoming signals and B signals
whenever the multiplied I and 0 signals are properly to provide an integrated signal for both 0 and 1 digits
synced as in FIGS. 4(c) and 4(e). This synchronization with the signal waveform of the integrated product in-
is not only of frequency but also with respect to the volving a 0 pulse train being the inverse of the wave-
cycle of the subcarrier frequency.
 60 form of the integrated product involving a 1 pulse train.
The B loop and the O loop are provided to keep the The output of the integrator is supplied to a multiplying
foregoing described synchronization in the I loop. The circuit 43 which corrects the integrator output for 0
Q loop provides for frequency and/or phase synchroni- and 1 signals. From circuit 43, the signals are supplied
zation within the subcarrier cycle while the B loop pro- to a long-term integrator 44, which accumulates sev-
vides for phase synchronization with respect to the bit
 65 eral bit phase errors. The integrator provides an inte-
period. grated output signal to a comparator 45. The compara-
In the O loop circuit which establishes the frequency tor circuit 45 is arranged to provide for a one subcar-
lock-up with incoming signals, the incoming signal is rier cycle phase shift and the integrator of integrator 44
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is dumped whenever there is a lock of the bit signal in
the B and 0 circuits.
As shown by the plot of FIG. 6, the X axis therein in-
dicates phase error both positive and negative relative
to a null point along the X-axis. As the degree of phase 5
error increases, the error amplitude increases — the
error being positive for a positive phase error and nega-
tive for a negative phase error. The output of the phase
logic circuit 46 adjusts the phase of the counter 36 to
null the B signal with the incoming signal. 10
Relative to the operation of the present invention, it
will be recalled that the purpose of the invention is to
detect pulse code modulated signals with less error due
to noise and to eliminate any false lock problems. To
do this, the O loop comprised of the multiplier 30, inte- 15
grator 31, sample circuit 32, multiplier 33, filter 34,
VCO 35, counter 36, and O logic circuit 37 serves to
adjust the relative timing of a generated split phase sig-
nal to the timing of the incoming signal so that the fre-
quency of each of the signals are in sync. The B loop 20
comprised of the multiplier 40, integrator 41, sample
circuit 42, multiplier 43, integrator 44, comparator 45,
phase logic circuit 46 and counter 36 serves to adjust
the relative timing of a generated split phase signal to
the timing of the incoming signal so that the phase of 25
each of the signals is in sync.
The VCO 35 in the O loop provides a continuous sig-
nal at the PCM subcarrier frequency to the counter 36.
The continuous signal from the VCO 35 is supplied to
the counter 36 to regulate a sampling period defined 30
between dump and sample signals for each bit period.
The continuous signal from VCO 35 also is supplied to
an I logic circuit 26 and a O logic circuit 37. The I logic
circuit 26 generates a signal representative of a 1 digit
in a split phase mode at the subcarrier frequency. The 35
Q logic circuit 37 generates a signal representative of
a 0 digit in a split phase mode at the subcarrier fre-
quency but displaced by 90° relative to the timing of
the I signal.
The O signal is multiplied with an incoming signal at
the multiplier 30. If the O signal and incoming signal
have relative alignment of the mid-portions of a bit sig-
nal representation, the output of the integrator 31,
when sampled, will be as illustrated in FIGS. 4(/) and
4(g). The M signal from the I loop controls multiplier
33 so that for either a 0 and I, the relative voltage con-
trol supplied to the VCO 35 is the same. When there
is relative alignment subcarrier frequency, the output
signal from multiplier 33 maintains the output of VCO
35 constant at the subcarrier frequency. If there is a rel-
ative misalignment of the subcarrier cycles of the Q sig-
nal and incoming signal, as illustrated in FIG. 5, an
error signal is produced to adjust the VCO 35 to null
the error signal at points along the X-axis of FIG. 5. At
any of the nul l points other than the center null point
57 and point 60, however, the B loop will provide a cor-
rection signal so that the O signal can be constantly ad-
justed toward the null point 57 or point 60 by the B
loop until the nu l l point 57 or point 60 is reached. How-
ever, the nu l l point 57 is reached in this design because
the O loop sensitivity is greater at point 57 (maximum)
than it is at point 60 ( m i n i m u m ) .
In the B loop, a continuous signal at the subcarrier
frequency supplied by the VCO 35 is multiplied with
 &5
the incoming signals by the multiplier 40. If the incom-
ing signal is properly phased, the integrator 41 receives
a relatively low level signal during the sampling period,
40
45
as illustrated in FIG. 4(/). The multiplier 43 performs
the function of keeping the correction for a 0 or 1 on
the same polarity. Integrator 44 operates over a num-
ber of cycles before the threshold value for the compar-
ator 45 is exceeded. The phase logic circuit operates to
advance or retract the position of the digits in the
counter 36 so as to adjust the relative phase one sub-
carrier cycle at a time.
In the I loop, the signal generated by the I logic cir-
cuit 26 is multiplied with the incoming signal by the
multiplier 20. During the sampling period, the value of
the digit is determined and the comparator 22 operates
the flip-flop 24 and OR circuit 25 to provide the digit
indication.
With the foregoing system, the PCM signal is sensed
by the synchronizer and the frequency of the generated
signal is adjusted to that of the incoming signal. There-
after, the bit time of the generated signal is synchro-
nized to that of the incoming signals.
While particular embodiments of the present inven-
tion have been shown and described, it is apparent that
changes and modifications may be made without de-
parting from this invention in its broader aspects; and,
therefore, the aim in the appended claims is to cover all
such changes and modifications as fall within the true
spirit and scope of this invention.
What is claimed is:
I. In a data processing system which receives incom-
ing data word signals of a subcarrier frequency, said
signals comprised of bits, each bit having a phase code
modulation characteristic indicative of a digit value for
a bit,
means for demodulating said data word signals and
for synchronizing the bits of an incoming word rel-
ative to the phase code modulation characteristics,
said demodulating and synchronizing means in-
cluding:
frequency stabilizing circuit means having a signal
generator for generating a square wave output sig-
nal of said subcarrier frequency,
first signal developing means responsive to said signal
generator output signal for developing first phase
coded modulation signals from said generated out-
put signal wherein said phase coded modulation
signals are comprised of bits,
first combining means coupled to said first signal de-
veloping means for combining said incoming word
signals with said first phase coded modulation sig-
nals producing first error signals as a function of
frequency and phase deviation between said in-
coming data word signals and said first phase coded
modulation signals, and
a first adjustment means responsive to said first error
signals for periodically adjusting the frequency and
phase output of said signal generator to that of said
incoming signals;
bit phase stabilizing circuit means having a second
combining means coupled to said signal generator
for combining said incoming data word signals with
the square wave output signal from said signal gen-
erator and producing second error signals as a
function of bit phase deviation between the bits of
said incoming word signals and the bits of said first
phase coded modulation signals,
said first adjustment means including a detecting cir-
cuit means having a second signal developing
means for developing second phase coded modula-
11 3,800,227 12
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tion signals as a function of the frequency output
of said signal generator,
a third combining means coupled to said second sig-
nal developing means for combining said incoming
data word signals with said second phase coded 5
modulation signals for demodulating said incoming
word signals, and
means coupled to said third combining means for de-
tecting the phase code characteristics of said de-
modulated incoming word signals and for produc- 10
ing output signals indicative of digit valves for each
bit, said bit phase stabilizing circuit including a sec-
ond error signals for periodically adjusting the bit
phase of said first and second phase coded modula-
tion signals to the bits of the incoming signals 15
whereby the system is operative to provide bit syn-
chronization without a flase lock.
2. The data processing system as defined in claim 1
and further including in said frequency stabilizing cir-
cuit means
a shift register counter coupled to said signal genera-
tor means, said first signal developing means, said
second combining means and said second signal
developing means.
3. The data processing system as defined in claim 2
wherein said counter means is coupled to each of said
circuit means for sampling during a discrete time inter-
val for each bit period.
4. The data processing system as defined in claim 3
 30
wherein said discrete time from said counter means ex-
tends over the end and beginning of a bit period.
5. The data processing system as defined in claim 4
wherein said first phase coded modulation signals have
a 0 bit characteristic and are phase shifted by 90° and 35
said second phase coded modulation signals have a 1
bit characteristic.
6. The data processing system as defined in claim 5
wherein said second adjusting means of said bit phase
stabilizing circuit means is coupled to said counter 40
means for shifting said modulation signals relative to a
timing base.
7. In a data processing system which receives incom-
ing data word signals comprised of bits which are phase
coded in a pulse transmission signal, each bit having a 45
phase code modulation characteristic indicative of a
digit value for a bit,
means for demodulating said data word and for syn-
chronizing the bits of an incoming word relative to
the phase code modulation characteristic including 50
a source of signals,
first mixing means coupled to said source of signals
for providing first phase coded signals from the
source signals and mixing the first phase coded sig-
nals with incoming data word signals,
frequency and phase error detecting means coupled
to said first mixing means for nulling the frequency
of the first generated phase coded signals to that of
the incoming data word signals,
second mixing means coupled to said source of sig-
nals for receiving signals from said source of signals
and for receiving incoming data word signals and
mixing said source signals and incoming signals,
third mixing means coupled to said source of signals
 65
for providing second generated phase coded signals
from the source signals and mixing the second
phase coded signals with incoming word signals,
demodulating means coupled to said third mixing
means for demodulating the incoming data word
signals,
bit phase error detecting means coupled to said sec-
ond mixing means for detecting bit phase error be-
tween the bits of the incoming signals and said gen-
erated phase coded signals, and
sampling means being coupled to said frequency and
each said phase error detecting means and said de-
modulating means for sampling the mixed signals
once for each bit period, whereby said detecting
means and demodulating means are operative to
periodically adjust said source of signals to provide
a phase and frequency lock between said incoming
data word signals and signals from said source of
signals.
8. The data processing system of claim 7 wherein said
data word signals are split phase coded.
9. The data processing system of claim 7 wherein said
source of signals includes a shift register counter.
10. In a data processing system which receives in-
coming PCM signals comprised of bits with 0 or 1 char-
acteristics, each bit having a phase code modulation
characteristic indicative of a digit value for a bit,
means for demodulating said PCM signals and for
synchronizing the bit coding of an incoming word
relative to its phase code modulation characteristic
including:
a source of incoming PCM signals,
frequency stabilizing means having a voltage con-
trolled signal generator,
a shift register counter coupled to the output of
said signal generator,
a first logic circuit coupled to said counter for de-
veloping a PCM signal having a 0 characteristic
and a phase shift of 90° relative to a PCM signal
having a I characteristic,
first multiplying means coupled to said first logic
circuit and said signal source for combining sig-
nals,
first integrating means coupled to said first multi-
plying means for integrating the signal output
from said first multiplying means,
first sampling circuit means coupled to said first
integrating means,
a first digit multiplier circuit coupled to said first
sampling circuit means,
means coupling said first digit multiplier circuit to
said voltage controlled signal generator,
bit phase stabilizing means having second multiplying
means coupled between said counter circuit and
said signal source for combining signals,
second integrator means coupled to said second
multiplying means for integrating the signal out-
put from said second multiplying means,
second sampling circuit means coupled to said sec-
ond integrator means,
a second digit multiplier circuit coupled to said sec-
ond sampling circuit means,
third integrator means coupled to said second digit
multiplier circuit,
first threshold detector means coupled to said third
integrator means for producing output signals,
a second logic circuit coupled to said first threshold
detector means and said counter for advancing
or retracting the counter output signals,
13
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means having a third logic circuit coupled to said
counter for developing a PCM signal having a 1
characteristic,
third multiplying means coupled to said third logic
circuit and said signal source for combining sig-
nals,
fourth integrator means coupled to said third multi-
plying means for integrating the signal output
from said third multiplying means,
second threshold detector means for determining a
0 or 1 signal, and
circuit means coupled to said second threshold de-
tector for operating said first and second digit
multiplier circuits for maintaining polarity of a
signal from such multiplier circuits.
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